ABSTRACT
INTRODUCTION
To introduce the reliability requirements we face for the future, we have chosen to focus on telecommunication as an example. Personal telecommunication is becoming increasingly integrated into our daily activities. Broadband mobile networks promise high-speed web access from anywhere in the world. Ubiquitous computing brings us connection to local networks and in the future will connect various sensor systems in our homes. However, full advantage of such technology can not be realised unless the telecommunication system is as dependable as a car. Just as turning the ignition key should produce the right engine response first time, every time, so should the 'connect' button on a mobile phone. If the connection is lost several times a day, the system won't be fun to use, and users won't be convinced that financial transactions are being processed securely. In future, Personal Trusted Devices (PTD) combining all the functions of a phone, organiser, secure web browser for shopping and personal finance, electronic cash, credit card, ID card, driver's license, and keys to car, home, and work place will be technically possible. To gain widespread acceptance, how dependable does such a device and the infrastructure that supports it need to be?
Telecommunication system integrators now have to push the limits of the currently known technologies to create new products. To date the computer industry has been the first sector to utilise new technologies, but increasingly the telecommunication industry is taking the lead despite the distinction becoming blurred. Heavy competition with short design cycles forces the use of technologies before there is adequate experience of their field reliability. Increasing component power consumption and higher data clock frequencies of digital circuits force the design into smaller tolerances, and drive the demand for methods to predict technology and system reliability through simulation, augmented by accelerated laboratory tests. Even in consumer electronics where especially audio and video products have enjoyed relatively large design margins with respect to reliability and performance, products are being designed closer to their limits, forced by device miniaturisation and reduction in system volume. Reliability prediction has to be linked to overall risk management, providing estimates of how big a reliability risk is taken when a new technology, without previous field experience, is used. From this, system integrators can compare the monetary benefits from increased sales and market share against the possible warranty and maintenance costs.
Often the use of new technologies forms a substantial contribution to the overall risk involved in the product creation process. The use of chip scale packages and flip chips in hand held devices such as mobile phones and palm top computers is driven by the demand for miniaturisation. This drives the industry infrastructure changes needed to produce and assemble boards capable of supporting such high density interconnect technologies in high volume and at low cost. Where there is no field experience in the use of a new technology and short design cycles prevent extensive testing, PoF reliability prediction gives estimations of the reliability.
Currently emerging virtual prototyping and qualification tools simulate the effect of mechanical and thermomechanical stresses on reliability. For a subsystem or a single part the reliability in a specified environment can be predicted rather accurately. However, the prediction accuracy decreases when the whole system is considered, or when the geometry, material properties, use profile or operating environment are not properly known. More work needed in simulation tool development, tool integration, model improvements, and in capturing data on the reliability loads the system will encounter [1] . This article discusses the 'knowledge gap' between temperature/stress analysis and system lifetime assessment.
The technical aspects are mainly based on work performed by CALCE Electronic Products and Systems Center at the University of Maryland [e.g. [2] [3] [4] . This article discusses how these principles can be applied in practice.
COOLER IS BETTER?
The effects of temperature on electronic device failure have been mainly obtained through accelerated testing, during which the temperature, and in some cases power, are substantially increased to make the test duration manageable. This data is then correlated with actual field failures. MIL-HDBK-217, "Reliability Prediction of Electronic Equipment", which contains failure rate models for different electronic components is based on this correlated data. The total reliability calculations are then performed either by 'parts count' or 'part stress' analysis. It has been updated many times with the last version, MIL-HDBK-217F Notice 2, was published in 1995. Although now defunct, its basic methodology is the foundation for many in-house reliability programs still in use and has been adapted by Bellcore for telecommunications applications.
The basis of the handbook is the assumption that many of the chip level failure mechanisms that occur under accelerated test conditions are diffusion-dominated physical or chemical processes, represented by an Arrhenius-like exponential equation. This relationship is then used to predict failures under operational conditions. Doing so assumes that failure mechanisms active under test conditions are also active during operation, and that the above relationship holds at lower temperatures, giving a direct relationship between steady-state temperature and reliability. This is substantially incorrect, since some failure mechanisms have a temperature threshold below which the mechanism is not active, whilst others are suppressed at elevated temperatures. In the temperature range -55°C to +150°C, most of the reported failure mechanisms are not due to high steady-state temperature. They either depend on temperature gradients, temperature cycle magnitude, or rate of change of temperature [5] . Considerable care is needed to ensure that the test conditions accelerate the principal failure mechanisms expected to be present during use, without suppressing or introducing others to the point where the results of the test are invalid, and to ensure that material property limits are not exceeded.
Straightforward application of the Arrhenius model has led to widespread misconceptions that are then followed blindly. An example is the '10°C rule', being that the life of a component doubles, for every 10°C the steady-state temperature is dropped. Although this holds for some failure mechanisms, in reality the life of the part is more likely to depend on the number of power on/power off cycles it experiences. Even when the exact failure mechanism is known, the use of the Arrhenius model contains uncertainties because it is very sensitive to the value of the activation energy used in the exponential term. The range of activation energy for the same failure mechanism can vary by more than a factor of 2, depending on the part design, materials and fabrication processes. Due to the exponential relationship, the predicted Mean-Time-To-Failure (MTTF) can vary by a factor of 20.
An additional fundamental difficulty in using MIL-HDBK-217 type models for new and emerging technologies and components is the lack of a wide, environmentally relevant database of test data and experience of field failures. Therefore the MTTF calculations would be based on many assumptions, the validity of which is not known.
In 1993 the US Army Material Systems Acquisition Activity and CALCE began working with the IEEE Reliability Society to develop an IEEE Reliability Prediction Standard for commercial and military use. The standard is based on "Physics-of-Failure" (PoF) approaches to reliability and life cycle prediction [2] . Space restrictions prevent a lengthy description, but Figure 1 shows how the environmental stress on a system and its operational performance are combined to provide lifetime information using data acquired from a spectrum of stakeholders. In the PoF approach, user-defined load and environmental conditions are used in combination with layout and other input data and physics-based failure mechanisms to result in a ranking of most probable failures. While it is realised that many data are still lacking, the philosophy behind the approach has a sound basis.
The above-mentioned work has culminated in two IEEE standards [6] . The first, "IEEE Standard Reliability Program for the Development and Production of Electronic Systems and Equipment" (IEEE Std 1332-1998) was developed to ensure that every activity in a product reliability program adds value. In brief, IEEE 1332 identifies three objectives for a reliability program, based on how the supplier shall determine, meet, and verify the customer's requirements and product needs. The second, "IEEE Standard Methodology for Reliability Prediction and Assessment for Electronic Systems and Equipment" (IEEE Std 1413-1999) identifies the required elements for an understandable, credible reliability prediction, to provide sufficient information for the effective use of the results, thus requiring thorough documentation of the reliability assessment.
The likely future implications of these standards for the electronics industry are not entirely clear. However, one can imagine their impact will be similar to the introduction of the ISO9000 Quality Management System standard. Customers asked their suppliers whether their internal quality management systems were ISO9000 certified, and started to show a strong preference for certified suppliers. Indeed, the impact of IEEE 1332 and IEEE 1413 may be more profound, since they have a much more direct impact on what the customer is interested in (the quality of the supplier's product) than ISO9000 does. IEEE 1332 requires the supplier to work closely with the customer, so the supplier's compliance with IEEE 1332 should be readily apparent. However, customers need to ask whether the reliability assessment of the product they are considering purchasing is IEEE 1413 compliant, and if so ask for the supporting documentation. 'No' is unlikely to remain an acceptable answer for very long, with customers favoring suppliers who can supply reliability assessments for the operation of their products and the data to support their claims.
The PoF approach requires that the root cause of the failure is identified. The difficulties inherent in this can be illustrated by considering die attach, wire bond and solder joint fatigue, as examples of package and interconnect failure mechanisms. Wire bond fatigue might be due to delamination at the die surface, while misregistration of the part during placement, or inadequate solder paste could reduce the life of the package interconnect. 'Latch up' is an operational malfunction that can occur in CMOS technology as a result of high junction temperature. The root cause of latch up could be die attach delamination, resulting in a significantly increased die junction temperature. Alternatively, it could be caused by electrical overstress. Unfortunately, many early failures with a new technology, for example process-related manufacturing problems, are difficult to detect using the PoF approach. The above mentioned IEEE standards take this difficulty into consideration by demanding the basic assumptions of root causes are documented and brought to the attention of the customer, so that their relevance can be assessed.
To close this section, the reader should be aware of the difference between electronic systems that depend on processors and those that do not. The need to increase the performance of computers has driven many novel cooling concepts, because of the inverse relationship between absolute temperature and clock speed . Many audio and video consumer products, however, are dominated by reliability issues, not performance. For these products, currently the dominant reliability problems are not related to components but to interconnects, especially solder joints. This problem is aggravated by the introduction of lead-free solders, mainly because of the lack of reliable thermal and mechanical data. Furthermore, ongoing research reveals that the relevant mechanical properties change considerably over time. It is striking to observe that no international standards exist to specify the maximum allowable values of known stressors such as the creep strain energy dissipated per operational cycle. In short, in many cases products are tested using standards that don't make sense, while no standards address the real causes of many of the problems that occur.
THE ROLE OF THERMAL DESIGN AND RELIABILITY QUALIFICATION IN PRACTICE
Thermal design has grown in importance over the past few years, as the technical challenges and costs of cooling have increased. Central to thermal design is thermal analysis. Thermal analysis allows designers to quickly examine a range of cooling scenarios, and can ensure that catastrophic design mistakes are not made (e.g. placing a strip cable connector upstream of a high powered or thermally-sensitive component). Over 90% of the thermal analyses performed on electronics products over the last few years have been steady-state based. In part this has been driven by the focus on steady-state temperature from a reliability standpoint and thermal design for continuous operation. It is also relatively quick, compared to a transient analysis. Transient analyses take more time, so are not performed unless the results can be used to further some business objective, such as reduced cost or higher reliability. Generally, this is not possible at present. Thermal 'uprating' is the assessment of a part to meet functional and performance requirements when used outside the manufacturer-specified temperature range [7] . Despite the traditional practice of thermal derating [e.g. 8], uprating has recently become interesting as a means of achieving competitive advantage, despite the legal issues it raises relating to warranty. This kind of design trend comes from the need to use more powerful and faster components in very demanding environments whilst avoiding over design. To estimate the risks being taken with a given design, the extent to which the manufacturer's limits on temperature are exceeded must be accurately known [7] . This presents a further challenge to thermal analysis.
Despite huge progress, the accuracy of thermal analysis remains seriously limited by:
Environmental uncertainties
Limited knowledge of the actual operating environment of the equipment, The actual system power on/power off cycle and loading; and hence, Information on the peak and normal component operating powers, etc.
Limited design data
Lack of availability of thermal models of components suitable for design calculations, Unknown material properties, or material property data of unknown accuracy, Unknown model accuracy and sensitivity, Inherent errors associated with the use of CFD analysis of complex geometries [9] .
The above classification reflects a natural, if somewhat idealised division of responsibility. The system integrator is responsible for resolving environmental uncertainties through discussion with the customer/user of the equipment. The component supplier is responsible for providing behavioural models of the supplied components to allow the equipment manufacturer to model their performance within the system.
When the design cycles are fast and new technologies are continually being adopted, a virtual qualification approach is needed, so that design weaknesses can be identified by prediction and removed before the prototype used in highly accelerated life testing (HALT) is createdthe 'design-fix-build-test' methodology described in Figure 1 . Although experimental tests are used to verify the design, their number can be greatly reduced by numerical simulation. Again, this places greater reliance on simulation, requiring better tool support and better thermal and thermomechanical data, better models and better material properties. At present, analyses performed to investigate the impact of design changes on the thermal, electromagnetic compatibility, and thermomechanical behaviour of the system are either performed separately, or are not performed at all due to the time required to replicate design changes across a range of tools. The ability to perform such analyses concurrently will allow design tradeoffs to be investigated much faster and at minimum cost. The long-term aim is to identify weaknesses during design and use the knowledge to improve design practices. Ultimately this will provide designers with an analysis environment in which physical designs of known reliability can be created.
We are still far away from a method that enables designers to address reliability requirements in a logical and user-friendly way. In order to realise this goal, progress is needed in the following:
Accuracy of thermal analysis, Accuracy of the reliability assessment based on thermal/thermomechanical input, Knowledge of all active failure mechanisms, System level thermal analysis to address applicationdriven stressors, Reliable field data, Failures caused by design errors distinguished from those related to reliability, Physical understanding of various notoriously difficult failure mechanisms, e.g. solder joint reliability, and Realistic user-defined environmental profiles. This is a massive task, and can only be achieved through the co-operative efforts between experts in many different disciplines. Progress is often hampered by 'over the wall' design cultures. Also, electronics designers are often held responsible for reliability calculations. While the electronic engineer is certainly responsible for the power dissipation, the mechanical engineer should be responsible for the resulting temperature rise, and ultimately reliability.
Apart from correct input data, accurate reliability analysis depends on the accuracy of a whole range of separate tools that need to be combined: thermomechanical, EMC, vibration, humidity, … and thermal. One example is shown in Figure 2 , showing a first-order thermomechanical analysis result of a package on a board at the system level. 
ABOUT THE PROFIT PROJECT -SHRINKING THE KNOWLEDGE GAP
Recognising the need to improve the data and methods used in physical design, the European Community is funding the PROFIT project (Prediction of Temperature Gradients Influencing the Quality of Electronic Products, [10] ). It has a number of activities directed towards the main aim: to provide the designers who are responsible for yield improvement, performance, reliability, and safety, with reliable and accurate temperature-related information The main goal of the project is to develop methodologies for the analysis of time-dependent data. Much progress in the development of "design-centric" thermal models has been made in recent years. Most notable has been the development of steady-state compact thermal models for chip packages and other electronic components. These simple models capture the thermal behaviour of the part to a high degree of accuracy and offer tremendous potential for virtual design qualification.
Major improvements will be made to the techniques used to acquire the input data required for accurate numerical analysis: interface resistances, emissivities, local boundary conditions and local board thermal conductivities. Experimental test set ups will be built to exploit the use of transient temperature measurements, and novel non-linear parameter estimation methods will be used to analyse the data. Optimisation and other statistical challenges will be supported by CQM (NL). Novel test dies (TIMA (F) and Budapest University (HU)) facilitate the detailed time-dependent analyses of packages.
Existing thermal analysis software will be improved, and thermal and thermomechanical analysis software will be developed and integrated to facilitate the application of the project results in performance and reliability calculations. Thermomechanical failures, especially related to interconnects are of great interest. Nokia (FIN), Philips (NL) and Flomerics (UK) will investigate the benefits of using detailed system-level temperature information predicted for the equipment during operation to drive time-dependent thermomechanical stress calculations and hence predict system reliability. In doing so, the partners hope to produce failure and lifetime predictions that are representative of the equipment's field operation, taking into account the normal use cycle and changing environmental loads. If successful, it will then be possible to make this an integral part of the product design process, providing the potential to perform lifetime predictions on each design iteration. Philips and Nokia will devise a suitable demonstration of this aspect of the project results.
The participating semiconductor manufacturers (ST Microelectronics (I), Infineon Technologies (D) and Philips Semiconductors (NL)) will use the project results to better understand the actual reliability of their products in different environments, and through modelling be able to improve the thermal and thermomechanical behaviour of their components. This will result on one hand to better usable thermal data for end users, and on the other hand to the yield improvement through better defined rejection criteria based on in-line quality testing using transient temperature measurements.
The thermal software vendors (Flomerics and MicRed (HU)) will use the results to develop their tools to support their customer's physical design activities so that a more holistic view of the performance of the system can be obtained. This involves combining the simulation of thermal performance with EMC and thermomechanical stress. Web-centric tools are also being developed to support the provision of data and models. Standardisation is considered an important project deliverable to ensure that the results are ultimately suited for implementation in emerging virtual prototyping methods and physics-based reliability analysis software. To this end the project consortium will work with the IEEE JEDEC JC15.1 Committee to formulate proposals for the standardisation of dynamic compact thermal models.
THE RELIQUI PROJECT
Parallel to PROFIT, a separate project, in which Philips, Nokia and CALCE participate, has been started to address a number of reliability issues. The project is called 'RELIQUI', an acronym of 'Reliability and Quality Integration'. The ultimate goal is to provide a significant contribution to better products at a lower cost, and in less time. The objective will be realised through the development of virtual qualification and prototyping tools, enabling the assessment of yield improvement, performance, reliability and safety (collectively referred to hereafter as 'quality') in every stage of the design process. Because quality prediction comprises many aspects that are related to general topics such as the development of software tools, physics-of-failure and standardisation, it makes sense to co-operate with other industries to share the costs and knowledge.
More specifically, the following sub-objectives can be distinguished:
Exploring methods to enable Design-to-Limits Virtual qualification enabling earlier choice between alternative designs Improving physics-based understanding of final product reliability Realising faster test methods Understanding the relationship between accelerated tests on parts and system performance The search for realistic temperature specifications.
The project focuses on the quality assessment of complete products, which distinguishes the project from many other quality-driven projects that focus on some part of the system only (component, interconnect, board). The proposed project differs also in the use of operational conditions rather than standardised test conditions. Conventionally the reliability testing has been based on accelerated testing by thermal cycling. At the moment more elaborate HALT (highly accelerated life testing) and HASS (highly accelerated stress screening) procedures are gaining more importance in this. HALT is a procedure used to expose a board, sub-system or system to temperature, temperature change and multi-axis vibration across a wide frequency range to expose design weaknesses. Once found, the cause of failures are removed through redesign. The redesigned equipment is re-tested and the process repeated until there is sufficient confidence in the product design's life-cycle reliability. HASS is performed after HALT. It involves, for example, accelerated cycling of a product during the production phase to assure the production process and confirm the final design.
HASS and HALT have proved to be effective tools for qualifying and improving the reliability of a product. However, despite their success, these techniques test the product under conditions that are very different from those the product will experience in the field, so that care is needed in the interpretation of the results. If not done well HASS can indicate a much-reduced operational lifetime.
Another prominent feature of the project is the possibility to test many products, enabling statistically significant conclusions. Finally, the project will investigate coupling the results of system-level thermal analysis software to reliability software, thereby including the various results from the PROFIT project.
